Clean Version of the Entire Set of Pending Claim

1 1-12. (Cancelled)

- 1 13. (Amended) A method for assembling an electronic package, comprising:
- forming a housing which has a bond pad located on a first surface of a bond
- 3 shelf, the bond shelf having a second surface along the thickness of the bond
- 4 shelf;
- 5 forming a conductive strip along the second surface of the bond shelf; and
- 6 removing a portion of the conductive strip.
- 1 14. (Amended) The method as recited in claim 13, wherein
- the conductive strip is formed by plating a conductive material onto the second

surface.

- 1 15. The method as recited in claim 13, wherein
- the portion of the conductive strip is removed by
- 3 drilling a portion of the bord shelf.
- 1 16. The method as recited in claim 13, further comprising:

4

09/665,034

In re Carapella et al.

- 2 mounting an integrated circuit to the housing and connecting the integrated
- 3 circuit to the bond pad.
- 1 17. (Amended) The method as recited in claim 13, wherein
- 2 the portion of the conductive strip is removed by
- 3 etching away a portion of a conductive material on the second surface of the
- 4 bond shelf.
- 1 18. (Amended) The method as recited in claim 13, wherein
- 2 the conductive strip is formed along the second surface of the bond shelf by
- 3 masking all surfaces of the bond shelf except for the second surface of the
- 4 bond shelf, and
- 5 plating a conductive material onto the second surface of the bond shelf.
- 1 19. The method as recited in claim 18, wherein
- 2 the conductive material is copper, and
- the conductive strip is further formed by plating gold onto the copper.
- 1 20. The method as recited in claim 19, wherein

- the portion of the conductive strip is removed by
- 3 drilling a portion of the bond shelf.
- 1 21. (Amended) A method of forming an integrated circuit package,
- 2 comprising:
- providing a package housing having a first plurality of bonding pads located
 on a first surface of a first bond shelf, the first bond shelf having a second
- 5 surface along the thickness of the bond shelf;
- 6 forming a first conductive strip along the second surface of the first bond
- shelf, the first conductive strip wrapping around a first edge of the first bond
- 8 shelf to at least one of the first plurality of bonding pads on the first surface of
- 9 the first bond shelf, the at least one of the first plurality of bonding pads
- coupled to a first conductor under the first bond shelf; and,
- 11 removing a portion of the first conductive strip.
- 1 22. (Amended) The method as recited in claim 21, wherein
- the first conductive strip is formed by plating a conductive material onto the
- 3 second surface.

- 1 23. The method as recited in claim 21, wherein
- the first conductor under the first bond shelf is a power bus.
- 1 24. The method as recited in claim 21, wherein
- the first conductor under the first bond shelf is a routing trace.
- 1 25. The method as recited in claim 21, wherein
- 2 the portion of the first conductive strip is removed by
- 3 drilling a portion of the first bond shelf.
- 1 26. The method as recited in claim 25, wherein
- 2 the portion drilled in the first bond shelf is a notch.
- 1 27. (Amended) The method as recited in claim 21, wherein
 - 2 the portion of the first conductive strip is removed by etching away a portion
- 3 of the first conductive strip on the second surface of the first bond shelf.
- 1 28. The method as recited in claim 21, wherein
- 2 the package housing is provided by

- 3 forming a first conductive layer on a first dielectric substrate,
- 4 placing a second dielectric substrate on the first conductive layer of the first
- 5 dielectric substrate, the second dielectric substrate having a second conductive
- 6 layer, and
- etching the second conductive layer to form the first plurality of bonding pads.
- 1 29. The method as recited in claim 28, wherein
- the first conductive layer forms the first conductor under the first bond shelf.
- 1 30. (Amended) The method as recited in claim 28, wherein
- 2 the etching of the second conductive layer to further form a second conductor,
- 3 and
 - the package housing has a second plurality of bonding pads located on a first
- surface of the second bond shelf, the second bond shelf having a second
- surface along the thickness of the second bond shelf, the package housing is
- 7 further provided by
- 8 placing a third dielectric substrate on the second conductive layer of the
- s second dielectric substrate, the third dielectric substrate having a third

- 10 conductive layer, and
- etching the third conductive layer to form a second plurality of bonding pads,
- 12 and
- 13 the method further includes
- 14 forming a second conductive strip along the second surface of the second
- bond shelf, the second conductive strip wrapping around a first edge of the
- second bond shelf to at least one of the second plurality of bonding pads on
- the first surface of the second bond shelf, the at least one of the first plurality
- of bonding pads on the first surface of the second bond shelf coupled to the
- 19 second conductor under the second bond shelf.
- 1 31. The method as recited in claim 30, wherein
- the second conductive layer forms the second conductor under the second
- 3 bond sheif.
 - 32. (Amended) The method as recited in claim 30, wherein
- the second conductive strip is formed by plating a conductive material onto the
- 3 second surface of the second bond shelf.



- 1 33. The method as recited in claim 30, wherein
- the second conductor under the second bond shelf is a power bus.
- 1 34. The method as recited in claim 30, wherein
- the second conductor under the second bond shelf is a routing trace.